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Abstract. We propose the design and an implementation of a bulk-
parallel external memory priority queue to take advantage of both shared-
memory parallelism and high external memory transfer speeds to parallel
disks. To achieve higher performance by decoupling item insertions and
extractions, we offer two parallelization interfaces: one using “bulk” se-
quences, the other by defining “limit” items. In the design, we discuss
how to parallelize insertions using multiple heaps, and how to calculate
a dynamic prediction sequence to prefetch blocks and apply parallel mul-
tiway merge for extraction. Our experimental results show that in the
selected benchmarks the priority queue reaches 64% of the full parallel
I/O bandwidth of SSDs and 49% of rotational disks, or the speed of
sorting in external memory when bounded by computation.
1 Introduction
Priority queues (PQs) are fundamental data structures which have numerous
applications like job scheduling, graph algorithms, time forward processing [9],
discrete event simulation, and many greedy algorithms or heuristics. They man-
age a dynamic set of items, and support operations for inserting new items
(push), and reading and deleting (top/pop) the item smallest w.r.t. some order.
Since the performance of such applications usually heavily depends on the
PQ, it is unavoidable to consider parallelized variants of PQs as parallelism is
today the only way to get further performance out of Moore’s law. However,
even the basic semantics of a parallel priority queue (PPQ) are unclear, since
PQ operations inherently sequentialize and synchronize algorithms. Researchers
have previously focused on parallelizing main memory PQs which provide lock-
free concurrent access, and/or relaxed operations delivering some small item.
In this work we propose a PPQ for applications where data does not fit into
internal memory and thus requires efficient external memory techniques. Paral-
lelizing external memory algorithms is one of the main algorithmic challenges
termed as “Big Data”. We propose a “bulk” and a “limit” parallelization inter-
face for PQs, since the requirements of external memory applications are different
from those working on smaller PQ instances. One application of these interfaces
is bulk-parallel time forward processing, where one uses the graph’s structure to
identify layers of nodes that can be processed independently. For example, the
inducing process of an external memory suffix sorting algorithm [5] follows this
pattern. This paper continues work started in Thomas Keh’s bachelor thesis [15].
We implemented our PPQ design in C++ with OpenMP and STXXL [10],
and compare it using four benchmarks against the fastest EM priority queue
implementations available. In our experiments we achieve 49% of the full I/O
throughput of parallel rotational disks and 64% of four parallel solid-state-disks
(SSDs) with about 2.0/1.6GiB/s read/write performance. We reach these per-
centages in all experiments except when internal work is clearly the limitation,
where our PPQ performs equally well as a highly tuned sorter. For smaller
bulk sequences, the PPQ’s performance gradually degrades, however, already
for bulks larger than 20K or 80K 64-bit integers (depending on the platform)
our PPQ outperforms the best existing parallelized external memory PQ.
After preliminaries and related work, we discuss our parallelization interfaces
in Section 2. Central is our PPQ design in Section 3 where we deal with parallel
insertion and extraction. Details of our implementation, the rationale of our
experiments, and their results are discussed in Section 4.
1.1 Preliminaries
A PQ is a data structure holding a set of items, which can be ordered w.r.t some
relation. All PQs support two operations: insert or push to add an item, and
deleteMin or top and pop to retrieve and (optionally) remove the smallest item
from the set. In this paper we use the push, top, pop notation, since our im-
plementation’s interface aims to be compatible to the C++ Standard Template
Library (STL). Addressable PQs additionally provide a decreaseKey operation,
which most notably is used by Dijkstra’s shortest path algorithm; but we omit
this function since it is difficult to provide efficiently in external memory.
We use the external memory (EM) model [27], which assumes an internal
memory (called RAM) containing up to M items, and D disks containing space
for N items, used for input, output and temporary data. Transfer of B items
between disks and internal memory costs one I/O operation, whereas internal
computation is free. While the EM model is good to describe asymptotically
optimal I/O efficient algorithms, omitting computation time makes the model
less and less practical as I/O throughput increases. For example, data transfer
to a single modern SSD reaches more than 450MiB/s (MiB = 220 bytes), while
sorting 1GiB of random 64-bit integers sequentially reaches only about 85MiB/s
on a current machine.
Thus exploiting parallelism in modern machines is unavoidable to achieve
good performance with I/O efficient algorithms. For this experimental paper,
we assume a shared memory system with p processors or threads, which have a
simple set of explicit synchronization primitives. In future, one could consider a
detailed theoretical analysis using the parallel external memory model [3].
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1.2 Related Work
Much work has already been done on incorporating parallelism into PQs for
internal memory. Very different approaches have emerged from it, and we only
present a few here, since our external memory setting is different.
In the 1990s, many PPQs were developed for the PRAM. Pinotti and Pucci
proposed n-bandwidth-heaps [19], which store n sorted items in a heap node,
and allow bulk insertion and extraction of n items by sorting and merging using
an n-processor CREW-PRAM. Similarly, Deo and Prasad describe a parallel
heap [12], which allows insertion and extractions of Θ(n) items with n proces-
sors by using more advanced PRAM algorithms. Brodal et al. [8] extend these
ideas to allow decreaseKey of m arbitrary elements in O(n) time and O(m logn)
work on an EREW-PRAM. Sanders [21] developed a randomized PPQ for p dis-
tributed memory machines, where each processor keeps a set of local elements
and insertions are randomly distributed among the processors. The PPQ’s ex-
tractMin operation retrieves the p globally smallest elements, one per processor,
using an exchange algorithm with probabilistic time guarantees.
In the year 2000 and later, many researchers focused on concurrent PQs
[23,25,17,16], which aim to synchronize frequent access to a common data struc-
ture. Each processor usually wishes to extracts only a single item, as often needed
during task scheduling, and the main goals are to guarantee fairness and avoiding
starvation of processors. The developed PPQs are mostly based on skip lists and
use expensive atomic operations to allow concurrent access to the data structure
without any locks.
Recently, interest has arisen in relaxed PPQs [13,20,1], since the performance
of concurrent PQs does not scale with the higher number of processors available
in newer machines. Instead of returning the smallest item(s), relaxed PPQs re-
turn some smallest items, and the quality of the relaxed PPQs is measured by
both performance and the introduced errors. Bulk-parallel PQs can be viewed
as synchronous relaxed PQs with simple and clear semantics.
External memory PQs are a well-established field, and one can choose from
different I/O optimal designs. The older theoretical designs [2] involve complex
buffering of insertion and deletion to reach optimal O((1/B) logM/B N/B) amor-
tized I/O complexity, and the hidden constants are high. By using buffered mul-
tiway merging of pre-sorted EM lists [7], the theoretical algorithms were soon
simplified. In 1999, Brengel et al. [6] carried out an experimental study of PQs
in EM that resulted in two very practical external memory PQ designs.
First, they adapted a radix heap for external memory. However, the resulting
monotone PQ’s I/O complexity depends on the radix and key universe, and is
usually higher than optimal. Their second approach is called an external array-
heap. It consists of an internal memory heap and a set of sorted arrays in external
memory. The arrays have a fixed size and are arranged in slots, assigned to a
level. The heap can be viewed as the lowest level. Insert operations go to the
lowest level and overflows in one level cause a transfer into the next higher level
after sorting and merging as necessary.
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Sanders [22] followed a similar approach and improved it among other thing
by paying much more attention to cache efficiency. The data structure is called a
sequence heap. Here, the sorted external arrays are organized in groups of size k,
with k = O(M/B) being chosen small enough that merging all members of a
group will be cache-efficient using k-way-merge. Similar to Brengel’s approach,
an overflow in one group (respective level) causes the creation of a larger array
in the next group. All groups are connected by an R-way-merger, where R is
the number of groups. This PQ design was implemented for external memory in
STXXL [10], and later also in TPIE [18], so it is probably the most widely used
today.
The only previous attempt at parallelizing a PQ for EM, that we could find
in literature, was done in conjunction with a study of asynchronous pipelining
in STXXL [4]. They partially parallelized the sequence heap without touching
the sequential PQ semantics. However, this gives only little opportunity for par-
allelization – mostly for merging in groups with large external arrays.
The most sophisticated parallelization tool we use in our PPQ is the parallel
k-way merge algorithm first proposed by Varman et al. [26], and engineered by
Singler et al. in the MCSTL [24] and later the GNU Parallel Mode library [24].
Since this algorithm’s details and implementation are important for our PPQ
design, we briefly describe it: given p processors and k sorted arrays with in total
n items and of maximum length m, each array is split into p range-disjoint parts
where the sum of each processor’s parts are of equal size. The partition is calcu-
lated by running p intertwined multisequence selection algorithms, which take
O(k·log k·logm). After partitioning, the work of merging the p disjoint areas can
be done independently by the processors, e.g., using a k-way tournament tree in
time O(np log k). For our EM setting it is important that the output is generated
as p equal-sized parts in parallel, with each part being written in sequence. We
also note that the multisequence selection is implemented sequentially.
2 Bulk-Parallel Interface and Limit Items
Before we discuss our PPQ design, we focus on the proposed application interface.
As suggested by the related work on PQs, substantial performance gains from
parallelization are only achievable when loosening some semantics of the PQ. Put
plainly, an alternating sequence of dependent push/pop s is inherently sequential.
Since we focus on large amounts of data, the more natural relaxation of a PQ is
to require insertion and extraction of multiple items, or “bulks” of items. This
looser semantic decouples insert and delete operations both among themselves
(i.e., items within a bulk) as well as the operation phases from another. This
enables us to apply parallel algorithms on larger amounts of items, and our
experiments in Section 4 show how speedup depends on the bulk sizes.
Thus the primary interface of our EM PPQ is bulk insertion and extraction
(see Listing 1). A bulk insertion phase is started with bulk push begin(k), where
k is an estimate of the bulk size, which we will use to optimize preparation in
the PPQ. Thereafter, the application may insert a bulk of items using bulk push,
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Listing 1. Bulk Pop/Push Loop
vector<item> work;
while (!ppq.empty()) {
ppq.bulk pop(work, max size);
ppq.bulk push begin(approx bulk size);
#pragma omp parallel for
for (i = 0; i < work.size(); ++i) {
// process work[i], maybe bulk push()
}
ppq.bulk push end();
}
Listing 2. Bulk-Limit Loop
for (...) {
ppq.limit begin(L, bulk size);
while (ppq.limit top() < L) {
top = ppq.limit top();
ppq.limit pop();
// maybe use limit push()
}
ppq.limit end();
}
possibly concurrently from multiple threads, and terminate the sequence with
bulk push end. There are two bulk extraction primitives: bulk pop(v, k) which
extracts up to k items into v, and bulk pop limit(v, L, k), which extracts at most
k items strictly smaller than a limit item L. The limit extraction also indicates
whether more items smaller than L are available.
Beyond the primary bulk interface, we also propose a second interface (see
Listing 2), which is geared towards the canonical processing loop found in most
sequential applications using a PQ: extract an item, inspect it, and reinsert zero
or more items into the PQ. To decouple insertions and extractions in this loop,
we let the application define a “limit item” L, and require that all insertions
thereafter are larger or equal to L (see Figure 1). By defining this limit, all
extractions of items less than L become decoupled from insertions. The drawback
of this second interface is that the application does not process items in parallel.
However, parallel processing of items < L can easily be accomplished by using
bulk pop limit in the Bulk Pop/Push Loop example.
3 Design of a Bulk-Parallel Priority Queue
Our PPQ design (see Figure 2) is based on Sanders’ sequence heap [22], but we
have to reevaluate the implicit assumptions, duplicate data structures for inde-
pendent parallel operations and apply parallel algorithms where possible. After
briefly following the lifetime of an item in the PPQ, we first discuss separately
how insertions and extractions can be processed in parallel, and then focus on
the difficulty of balancing both.
larger items
L
lower limit
for insertions
future
extractions
extract
insert
causes ...
Fig. 1. Decoupling insertion and extraction operations with a limit item L.
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Fig. 2. Components and architecture of our PPQ. All lightly shaded parts are in inter-
nal memory, diagonally lined ones in EM.
An item is first inserted into an insertion heap, which is kept in heap order.
As simple binary heaps are not particularly cache-efficient, they are given a fixed
maximum size. When full, an insertion heap is sorted and transformed into an
internal array. To limit the number of internal arrays, they may be merged with
others to form longer internal arrays. When memory is exhausted, all internal
arrays and the extract buffer are merged into one sorted external array which
is written to disk. Again, shorter external arrays may also be merged together.
Extracts from the set of external arrays are amortized using the extract buffer.
Insertion, Multilevel Merging, and External Writing. To accelerate
parallel push operations, the first obvious step is to have p insertion heaps, one
for each processor. This decouples insertions on different processors and paral-
lelizes the work of maintaining the heaps. Once a heap is full, the processor can
independently sort the heap using a general sorter (heap sort is usually slower).
Remarkably, these initial steps are among the most time consuming in a sequence
heap, and can be parallelized well. In our PPQ design, we then use a critical
section primitive to synchronize adding the new internal array to the common
list. This was never a bottleneck, since such operations happen only when an
insertion heap is full; however, one could also use a lock-free queue or array to
boost performance.
In bulk push sequences, we can accelerate individual push operations much
further. While pushing, no items from the insertion heap can be extracted, thus
we can postpone reestablishing heap order to bulk push end ; a bulk push just
appends to the insertion heap’s array. If the heap overflows, then the array
is sorted anyway. In our experiments, this turned out to be the best option,
probably because the loop sifting items up the heap becomes very tight and
cache efficient. For larger bulk operations (as indicated by the user’s estimation)
we even let the insertion heap’s array grow beyond the usual limit to fill up the
available RAM, since sorting is more cache efficient than keeping a heap.
Instead of separating internal arrays into groups, as in a sequence heap, we
label them using a level number starting at zero. If the number of internal arrays
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on one level grows larger than a tuning parameter (about 64) and there is enough
RAM available, then all internal arrays of one level are merged together and
added to the next higher level.
The decisive difference of parallel multiway merge over sequentially merging
sorted arrays is that no state is kept to amortize operations. Hence, in our PPQ
design the indicated tournament trees over the insertion heaps and arrays are
useless for parallel operations. When applying parallel multiway merge, we want
to have the total number of items as large as possible, however, at the same time
the number of sequences should be kept as small as possible, especially since the
multisequence selection is currently implemented sequentially. In Appendix A
we report on preliminary experiments to find a good balance.
When the PPQ’s alloted memory is exhausted, mostly due to long internal
arrays, one large parallel multiway merge is performed directly into EM. This is
possible without an extra copy buffer, by using just Θ(p) write buffers and over-
lapping I/O and computation, since parallel multiway merge outputs p sorted
sub-sequences. We use ≥ 2p write buffer blocks to keep the merge boundaries
in memory; thus avoiding any rereading of blocks from disk during the merge.
Another method would be to round the ranks during multisequence selection to
block boundaries. This would slightly disbalance work, but removes all access
conflicts within blocks.
An item may travel multiple times to disk and back, since the extract buffer
is included while merging into EM. However, as in the sequence heap structure,
this only occurs when internal memory is exhausted and all items are written
to disk; thus we can amortize the extra I/Os for the extract buffer with the
Θ(M/B) I/Os needed to flush main memory.
Extraction, Prediction, and Minimum of Minima. To support fast
non-bulk pop operations, we keep a hierarchy of tournament trees to save results
of pairwise comparisons of items. The trees are built over the insertion heaps,
internal arrays, and extract buffer. External arrays need not be included, since
extraction from them is buffered using the extract buffer. The tournament trees
need to be updated each time an insertion heap’s minimum element changes, or
a heap is flushed into an internal array. In bulk push operations these actions
are obviously postponed until the bulk’s end.
When merging external arrays with parallel multiway merge we are posed
(again) with the discrepancy between parallelism, which requires large item
counts for efficiency, and relatively small disk blocks (by default 2–8MiB). To
alleviate the problem, we increase the number of read buffers and calculate an
optimal block prediction sequence, as also done for sorting [14], which contains
the order in which the EM blocks are needed during merging and fetch as many
as fit into RAM. In sorting, the prediction sequence is fixed and can be deter-
mined by sorting the smallest items of each block as a representative (also called
“trigger” element). In the parallel disk model, the independent disks need to be
considered as well. In our PPQ setting, the prediction sequence becomes a dy-
namic problem, since external arrays may be added. We define four states for
an external block: in external memory, hinted for prefetching, loaded in RAM,
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m0 m1 m2
tree of next
loadable
minima
h0 ∞ h2
tree of next
hintable
minima
m0 h0
m1
m2 h2merge limit
finished
in RAM
prefetched
external
Fig. 3. Establishing the dynamic prefetching sequence and upper merge limit.
and finished (see Figure 3). To limit the main memory usage of the PPQ, the
number of prefetched and blocks loaded in RAM must be restricted.
Since the next k external blocks needed for merging are determined by the k
smallest block minima, we keep track of these items in a tournament tree over
the block minima sequences of the external arrays (see items hi in Figure 3).
This allows fast calculation of the next block when another can be prefetched.
However, when a new external array is added, the dynamic prediction sequence
changes, and we may have to cancel prefetch hints. This is done by resetting the
tournament tree back to the first block minima merely hinted for prefetching,
but not loaded in RAM, and replaying it till the new k smallest block minima are
determined. This costs less than k+ k logS comparisons, where S is the number
of sequences. We then compare the new predictions with the old ones simply by
checking how many blocks are to be prefetched in each array, and cancel or add
prefetch hints.
For parallel merging, however, we need to solve another problem: the merge
ranges within the blocks in RAM must be limited to items smaller than (or
equal to) the smallest item still in EM, since otherwise the PQ invariant may
be violated. To determine the smallest item in EM we reuse the block minima
sequences, and build a second tournament tree over them containing the smallest
items of the next “loadable” block, not guaranteed to be in RAM (items mi in
Figure 3). When performing a parallel multiway merge into the extract buffer,
all hinted external blocks are first checked (in order) whether the prefetch is
complete, and the tournament tree containing the smallest external items is
updated. The tip then contains m = minimi, the overall smallest external item,
which serves as merge limit. We then use binary search within the loaded blocks
of each array and find the largest items smaller than m, (or if one sacrifices
stability of the PPQ, the largest items smaller or equal to m; if one defines
stability appropriately).
We thus limit the multisequence selection and merge range on each array
by m. Additionally, by using smaller selection ranks during parallel multiway
merging one can adapt the total number of elements merged. These rank limits
enable us to efficiently limit the extract buffer’s size and the output size of
bulk pop(v, k) and bulk pop limit(v, L, k) operations. To limit extraction up to L,
we simply use min(L,m) as merge limit.
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As with internal arrays, the number of external arrays should be kept small
for multiway merge to be efficient. One may suspect that merging from EM
is I/O bound, however, if the merge output buffers are smaller than the read
buffers, then this is obviously not the case. Thus, the parallelization bottleneck
of refilling the extract buffer or of bulk pop operations largely depends on the
number of arrays. We also adapt the number of read buffers (both for prefetching
and holding blocks in RAM) dynamically to the number of external arrays. Each
newly added external array requires at least one additional read buffer, since
otherwise one cannot guarantee that the first block is loadable if needed.
As with internal arrays, instead of keeping external arrays in separate groups,
we label them with a level number, and merge levels when the contained number
grows too large. This enables more dynamic memory pooling than in the rigid
sequence heap data structure, while maintaining the optimal I/O complexity.
Trade-Offs between Insertion and Extraction. As already discussed, to
enable non-bulk pop operations we keep a hierarchy of tournament trees. Using
this hierarchy instead of one large tournament tree skews the depth of nodes
in the tree, making replays after pops from the extract buffer and the insertion
heaps cheaper than from internal arrays.
When a new external array is created, then the read prediction sequence may
change and previous prefetch requests need to be canceled and new ones issued.
In long bulk push sequences (as the ascending sequence in our experiments),
this can amount to many superfluous prefetch reads of blocks. Thus we disable
prefetching during bulk push operations and issue all hints at the end. This
suggests that bulk push sequences should be as long as possible, and that they
are interleaved with bulk pop operations.
4 Implementation in STXXL and Experimental Results
We implemented our PPQ design in C++ with OpenMP and the STXXL li-
brary [10], since it provides a well-designed interface to asynchronous I/O, and
allowing easy overlapping of I/O and computation. It also contains two other PQ
implementations that we compare our implementation to. Our implementation
will be available as part of the next STXXL release 1.4.2, which will be publicly
available under the liberal Boost software license. At the time of submission it
is available in the public development repository.
Concerning actual use of the PPQ, we must point out that contrary to the
previous description in this paper, the implementation extracts the largest items
w.r.t. the given order first. This is because the EM containers in STXXL follow
the C++ STL’s interface and std::priority queue is a max-heap.
Other PQ Implementations. In these experiments we compare our PPQ
implementation (PPQ) with the sequential sequence heap [22] (SPQS) con-
tained in the STXXL, a partially parallelized version [4] of it (SPQP), which
uses parallel multiway merging only when merging external arrays, and with
the STXXL’s highly tuned stream sorting implementation [11] (Sorter) as a
baseline.
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Experimental Platforms. We run the experiments on two platforms (see
also Table 2 in the appendix). PlatformA-Rot is an Intel Xeon X5550 from 2009
with 2 sockets, 4 cores and 4 Hyperthreading cores per socket at 2.66GHz clock
speed and 48GiB RAM, and eight rotational Western Digital Blue disks with
1TB capacity and about 127MiB/s transfer speed each, which are attached via
an Adaptec ASR-5805 RAID controller. Platform B-SSD is an Intel Xenon E5-
2650 v2 from 2014 with 2 sockets, 8 cores and 8 Hyperthreading cores per socket
at 2.6GHz clock speed with 128GiB RAM. There are four Samsung SSD 840
EVO disks with 1TB each attached via an Adaptec ASA-7805H Host adapter,
yielding together 2GiB/s read and 1.6GiB/s write transfer speed to/from EM.
The platforms run Ubuntu Linux 12.04 and 14.04, respectively, and all our pro-
grams were compiled with gcc 4.6.4 and 4.8.2 in Release performance mode using
STXXL’s CMake build system.
Experiments and Parameters. To compare the three PQs we report re-
sults of four sets of experiments. In all experiments the PQ’s items are plain
64-bit integer keys (8 bytes), which places the spotlight on internal comparison
work as payload only increases I/O volume. (See Figure 6 and Tables 4–5 in
the appendix for additional results with 24 byte items.) The PQs are allotted
16GiB of RAM on both platforms, since in a real EM application multiple data
structures exist simultaneously and thus have to share RAM.
In the first two experiments, called a) push-rand-pop and b) push-asc-pop,
the PQ is filled a) with n uniformly random generated integer items, or b) with
n ascending integers, and then the n items are extracted again. In these canon-
ical benchmarks, the PQ is used to just sort the items, but it enables us to
compare the PQs against the highly optimized sorting implementation, which
also employs parallelism where possible. In the ascending sequence, the first
items inserted are removed first, forcing the PQs to cycle items. Considering the
amount of internal sorting and merging work, the push-asc-pop benchmark is an
easy case, since all buffers are sorted and merging is skewed. Thus the focus of
this benchmark is on I/O overlapping. On the other hand, in the push-rand-pop
benchmark the internal work to sort and merge the random numbers is very
high, which makes it a test of internal processing speed. We ran the experiments
for n = 227, . . . , 235, which is an item volume of 1GiB, . . . , 256GiB.
The third and forth experiments, asc-rbulk-rewrite and bulk-rewrite, fully
rewrite the PQ in bulks: the PQ is filled with n ascending items, then the n items
are extracted in bulks of random or fixed size v, and after each bulk extraction
v items are pushed again. During the rewrite, in total n items are extracted and
n items inserted with higher ids. We measure only the bulk pop/push cycles as
these experiments are designed to emulate traversing a graph for time forward
processing. We use bulk rewriting in two different experiment scenarios: in the
first, we select the bulk size uniformly at random from 0 to 640 000, and let n
increase as in the first two experiments. For the second, n = 4 ·230 items (32GiB)
is fixed and the bulk size v is varied from 5 000 to 5 120 000.
All experiments were run only once due to long execution times and little
variation in the results over large ranges of input size. During the runs we pinned
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the OpenMP threads to cores, which is important since it keeps the insertion
heaps local. Due to the large I/O bandwidth of the SSDs, we increased the
number of write buffers of the PPQ to 2GiB on B-SDD to better overlap I/O
and computation. Likewise, we allotted 128MiB read buffers per external array.
On A-Rot we set only 256MiB write buffers and 32MiB read buffers per array.
For the STXXL PQ, of the 16GiB of RAM one fourth is allocated for read and
one fourth for write buffers. We used in all experiments the new “linuxaio” I/O
interface of STXXL 1.4.1, which uses direct system calls to Linux’s asynchronous
I/O interface with native command queuing (NCQ) and bypasses system disk
cache.
While STXXL bypasses the system disk cache, we did not disable the write
cache/buffering inside the disks themselves. Disabling these features prohibits
the disks from doing request reordering and asynchronous operation scheduling.
On the SSDs the performance reduction would have been around 20%, on the
rotation disks about 10%.
Results and Interpretation. The results measured in our experiments are
shown in Figure 4 as throughput in items per second, and in MiB/s in Table 3
in the appendix. We measured “throughput” at the PQ interface, and this is not
necessarily the I/O throughput to/from disk, since the PQs may keep items in
RAM. In all four experiments, items are read or written twice, so throughput is
two times item size divided by time. If one assumes that a container writes and
reads all items once to/from disk (as the sorter does), then on A-Rot at most
39 million items/s and on B-SSD at most 106 million item/s could be processed,
considering the maximum I/O bandwidth as measured using stxxl tool.
In all our experiments, except the bulk size benchmark, our PPQ is faster
than the parallelized and sequential STXXL PQ. Assuming the PQs use 12GiB
of the 16GiB RAM for storing items, then the containers only need EM for about
n ≥ 230.5 (indicated by dashed horizontal line in plots). In Table 1 we show
the average execution time speedups of our PPQ for the available competitors,
averaged over all inputs where the input cannot fit into RAM. Remarkably, on
both platforms the PPQ is faster than the sorter for both inputs except random
on A-Rot, which indicates that I/O overlaps computation work very well, often
even better than the sorter. We may investigate how to increase the sorter’s
speed using our techniques. Comparing to SPQS, we achieved speedups of 3.6 –
4.7 on A-Rot (which has 8 real cores), and speedups of 3.4–6.7 on B-SSD (16
Platform A-Rot Platform B-SSD
Experiment SPQP SPQS Sorter SPQP SPQS Sorter
push-rand-pop 1.39 3.58 0.87 2.25 4.83 0.83
push-asc-pop 1.81 3.40 1.37 4.29 6.71 1.20
asc-rbulk-rewrite 1.89 4.70 2.91 3.43
Table 1. Speedup of PPQ over parallelized STXXL PQ (SPQP), sequential STXXL
PQ (SPQS), and STXXL Sorter for 64-bit integers, averaged for all experiments with
n ≥ 230.5.
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Fig. 4. Experimental results of our four benchmarks with 64-bit integer items.
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real cores). Compared to the previously parallelized SPQP, we only gain 1.4 –
1.9 on A-Rot and 2.2 – 4.3 speedup on B-SSD. While this relative comparison
may not seem much, by comparing the PPQ’s throughput to the sorter and the
absolute I/O bandwidth of the disks (Table 3 in appendix), one can see that
the PPQ reaches 64% of the available I/O bandwidth in push-asc-pop on B-SSD,
and 49% on A-Rot. For asc-rbulk-rewrite the PQ-throughput is naturally higher
than the possible I/O bandwidth, since the PQs keep items in RAM. In push-
rand-pop, the PPQ is limited by compute time of sorting random integers, just
as the STXXL sorter is. For asc-rbulk-rewrite, which is a main focus of the PPQ,
we achieve a speedup of 1.9 on A-Rot and 2.7 on B-SSD for bulk sizes of on
average 320 000 items. Considering the increasing bulk sizes in the bulk-rewrite
experiment, we see that larger bulks yield better performance up to a certain
sweet spot (on B-SSD it is probably even higher), but the break even of the PPQ
over the SPQP is quite low: 20K items for A-Rot and 80K items for B-SSD.
5 Conclusions and Future Work
We presented a PPQ design and implementation for EM, and successfully demon-
strated that for specific benchmarks the high I/O bandwidth of parallel disks
and even SSDs can be utilized. By relaxing semantics, our bulk-parallel interface
enables parallelized processing of larger amounts of items in the PPQ. In the fu-
ture, we want to apply our PPQ’s bulk-parallel processing to the eSAIS external
suffix and LCP sorting algorithm [5], where in the largest recursion level each
alphabet character (and repetition count) is a bulk.
During our work on the PPQ two important issues remained untouched: how
does one balance work in an EM algorithm library when the user application, the
EM containers, and I/O overlapping require parallel work? We left this to the op-
erating system scheduler and block the user application during parallel merging,
which is not desirable. As indicated by theory and experiments, bulk pop limit
requires large bulks to work efficiently, however, the PPQ cannot know the result-
ing bulk sizes without performing a costly multisequence selection. One could
require the user application to provide an estimate of the resulting size, or de-
velop an online oracle. Finally, experiments with other internal memory PPQs
and d-ary heaps may improve performance by using larger insertion heaps.
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A Performance of Parallel Multiway-Merge
Folk cache-efficiency wisdom dictates that one should only merge a small number
of sequences using tournament trees, such that the data structures and heads of
sequences fit into cache. The EM sequence heap implementation in the STXXL
merges a fixed maximum of 64 sequences.
For parallel multiway merging [24] we have to reevaluate these assumptions
to find good balances. Due to the asymptotic complexities discussed at the end
of Section 1.2, it is obvious that merging longer sequences is better, since the
work is divided evenly among processors and only effects the sequential runtime
logarithmically. However, due to cache effects and critical sequential path, it is
unclear how the number of sequences effects performance, so we performed a
basic experiment merging an increasing number v of fixed length sequences of
2MiB size in RAM on our platforms. The results for 64-bit integers and a larger
structure are shown in Figure 5.
Obviously the merging speed decreases with the number of sequences, but
we cannot determine any precise number of sequences that is best: the range
10–100 seems acceptable for both data types. It is not obvious how fast merging
larger number of sequences in two steps would be, since in the second step longer
sequences are merged.
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Fig. 5. Speed of parallel multiway merging in RAM, median of at least 15 repetitions.
The left y axis ticks are for platform A-Rot, the right ones for platform B-SSD.
name processor, clock sockets × cache: L1 L2 L3 RAM
host bus adapter [GHz] cores × HT [KiB] [KiB] [MiB] [GiB]
A-Rot Intel Xenon X5550, 2.66 2× 4× 2 4× 64 4× 256 8 48
B-SSD Intel Xenon E5-2650 v2, 2.6 2× 8× 2 8× 64 8× 256 20 128
name hard drives link capacity R/W speed parallel speed
[GB] [MiB/s] [MiB/s]
A-Rot 8 × WD Blue WD10EZEX SATAv2 8 × 1000 170 – 85 748 – 731
B-SSD 4 × Samsung SSD 840 EVO SATAv3 4 × 1000 512R 475W 2006R 1 616W
Table 2. Hardware characteristics of experimental platforms. Read/write speeds vary
on rotational disks due to geometry, and on SSDs due to circuitry.
15
items item vol. push-rand-pop push-asc-pop asc-rbulk-rewrite
log
2
n [GiB] PPQ SPQP SPQS Sort PPQ SPQP SPQS Sort PPQ SPQP SPQS
Platform A-Rot
27 1 405 222 86 305 1 030 262 127 290 2 045 766 251
28 2 371 219 83 304 999 262 127 286 1 725 738 248
29 4 350 202 81 304 944 259 126 283 1 517 718 246
30 8 344 201 75 293 874 236 113 239 1 688 685 252
31 16 273 194 76 316 359 216 111 255 2 627 572 233
32 32 258 200 76 333 362 207 109 265 1 057 569 229
33 64 261 190 74 293 359 198 106 266 1 064 565 226
34 128 272 196 76 241 359 195 105 262 1 057 549 223
35 256 270 180 75 316 364 192 104 253 1 000 533 220
Platform B-SSD
27 1 465 231 102 445 1 627 270 176 701 1 349 1 051 975
28 2 387 210 99 468 1 319 266 175 744 1 149 999 946
29 4 289 178 96 484 1 110 258 174 771 1 322 891 903
30 8 303 210 89 488 1 247 253 154 779 1 312 1 244 910
31 16 440 200 89 501 1 033 243 155 832 2 834 976 784
32 32 508 198 89 518 1 042 241 154 888 2 650 937 752
33 64 427 192 88 512 1 040 237 153 870 2 246 891 752
34 128 391 176 89 498 999 235 152 835 2 434 829 712
35 256 388 152 88 485 988 232 152 805 2 428 737 712
bulk size bulk vol. A-Rot B-SSD
n/1000 [KiB] PPQ SPQP SPQS PPQ SPQP SPQS
5 39 289 576 229 157 934 787
10 78 453 577 229 280 939 793
20 156 644 575 230 495 929 798
40 312 793 575 230 870 922 797
80 625 910 575 230 1 418 961 797
160 1 250 991 572 229 2 107 938 779
320 2 500 1 064 569 229 2 883 949 798
640 5 000 1 041 558 230 3 521 975 732
1 280 10 000 1 025 554 220 3 903 909 736
2 560 20 000 1 024 494 207 4 172 893 637
5 120 40 000 1 004 486 207 3 499 908 649
Table 3. Experimental results shown as MiB/s PQ-throughput, where one item is eight
bytes. The PQ implementations are abbreviated as Parallel PQ (PPQ), parallelized
STXXL PQ (SPQP), sequential STXXL PQ (SPQS), and STXXL Sorter (Sort).
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Fig. 6. Experimental results of our four benchmarks with 24-byte items.
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items item vol. push-rand-pop push-asc-pop asc-rbulk-rewrite
log
2
n [GiB] PPQ SPQP SPQS Sort PPQ SPQP SPQS Sort PPQ SPQP SPQS
Platform A-Rot
25.4 0 1 310 430 220 408 1 983 475 308 341 5 333 1 145 589
26.4 1 1 141 404 214 409 1 904 468 306 336 4 084 1 082 588
27.4 3 1 293 353 198 406 1 614 447 306 334 4 025 983 578
28.4 7 1 249 354 169 371 1 658 363 241 277 4 361 772 496
29.4 15 344 332 167 419 421 329 232 303 2 861 636 430
30.4 31 337 341 173 464 425 306 222 324 1 055 643 430
31.4 63 330 298 157 371 426 287 210 338 1 061 629 426
32.4 127 363 335 174 289 429 281 205 344 1 069 614 417
33.4 255 357 299 173 504 432 275 203 347 999 594 409
Platform B-SSD
25.4 0 1 449 448 262 765 2 521 499 263 932 3 860 1 468 1 528
26.4 1 1 074 376 254 764 2 456 489 267 993 2 735 1 380 1 545
27.4 3 1 475 285 245 793 2 135 450 267 1 054 3 584 1 065 1 478
28.4 7 1 447 370 203 807 2 267 423 235 1 043 3 723 1 478 1 011
29.4 15 825 359 206 842 1 329 399 230 1 135 5 475 1 188 961
30.4 31 1 031 349 204 927 1 327 391 228 1 310 3 986 1 190 904
31.4 63 1 013 342 203 955 1 348 380 222 1 400 3 026 1 168 910
32.4 127 745 286 209 969 1 272 376 222 1 429 3 552 1 102 933
33.4 255 853 223 204 947 1 230 364 222 1 396 3 516 982 929
bulk size bulk vol. A-Rot B-SSD
n/1000 [KiB] PPQ SPQP SPQS PPQ SPQP SPQS
5 117 577 680 488 377 1 359 1 014
10 234 800 687 477 666 1 382 1 040
20 468 959 675 473 1 115 1 386 1 028
40 937 1 048 679 480 1 791 1 353 1 027
80 1 875 1 048 677 480 2 667 1 360 1 032
160 3 750 1 080 681 479 3 541 1 344 998
320 7 500 1 046 670 479 4 130 1 340 1 025
640 15 000 1 039 600 390 4 473 1 077 866
1 280 30 000 1 055 596 389 4 597 1 096 929
2 560 60 000 994 598 390 4 569 1 118 881
Table 4. Experimental results shown as MiB/s PQ-throughput, where one item is
24 bytes. The PQ implementations are abbreviated as Parallel PQ (PPQ), parallelized
STXXL PQ (SPQP), sequential STXXL PQ (SPQS), and STXXL Sorter (Sort).
Platform A-Rot Platform B-SSD
Experiment SPQP SPQS Sorter SPQP SPQS Sorter
push-rand-pop 1.11 2.09 0.89 3.00 4.19 0.90
push-asc-pop 1.52 2.09 1.25 3.39 5.73 0.89
asc-rbulk-rewrite 1.69 2.49 3.22 3.72
Table 5. Speedup of PPQ over parallelized STXXL PQ, sequential STXXL PQ, and
STXXL Sorter for 24 byte structures, averaged for all experiments with n ≥ 230.5.
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